Abstruct-The specification of a synchronous circuit can be given as a set of abstract building blocks that are interconnected. A set of fast algorithms are presented here for the selection of components that map each of these abstract building blocks to one of a number of suitable physical components. The first set of algorithms select the set of fastest or cheapest (smallest area) of all possible components. Another set of algorithms is given that will find a solution with user-defined constraints. These algorithms, which are implemented as part of the SPOT system, use a exhaustive list of timing information to increase the likelihood of a good solution.
I. INTRODUCTION
NE OF THE most difficult tasks in digital system design 0 is the optimal selection of components that are to be used in the physical implementation. The task is to map a logical module onto one of a number of suitable physical modules. The physical modules may exhibit a wide range of competing parameters (e.g., timing constraints, power consumption, cost, etc). The problem is to make an optimal or near optimal solution from the set of physical modules.
Computer-aided design or design automation has been suggested as a possible solution to this problem for the last 30 years or so.It has been suggested that computer aided design or design automation can improve the quality of the design by rejecting alternatives quickly. Design automation allows a larger design space to be examined and critically evaluated. The design created must not only be correct but should at least be equal to the quality of designs produced by human designers. In the project described in this paper, the use of algebraic models along with heuristics are shown to provide extremely fast selection of modules.
The SPOT system was started in the University of Queensland in 1987 as an experimental project for digital design [ 171- [20] . The objectives of the final system were threefold. First, to increase the speed of creating a design. Second, to create designs without backtracking on decisions (a "right first time design" approach to digital design). Third, to use both algebraic and expert system techniques to map a design from a register transfer level description to a completed final design. The final design may be in one of a number of technologies. Manuscript received March 9, 1992; revised May 18, 1994 . This paper was During the development phase it was found that certain minor tradeoffs had to be made in order to obtain the goals stated above. However, the quality of the designs produced were in no way inferior to the quality of the designs produced by human designers. In order to provide high-quality designs, many heuristics were developed with the aid of two expert hardware designers. For example, heuristics were devised when questions arose about whether to use gates or comparators when comparing a register with a constant, about where to use multiplexers, where to use busses, and the time delays caused by busses when connecting a large number of modules.
The SPOT system was broadly split into two separate sections (see Fig. 1 ). One, a section covering translation from the register transfer level (RTL) to technology-independent level (TIL) description, and the other, the TIL to technology-dependent level (TDL) description. The RTL to TIL section used the blackboard knowledge representation scheme that was first used with the HEARSAY I1 [6] project and has been transferred to other areas. The section takes a RTL specification sequenced into states as input and produces a netlist of connections comprising data modules and a controller or sequencer description. This section also produces the controller specification.
In the second section of SPOT (see the boxed section of Fig. I ), the components are selected, the timing is checked (setup time, hold time etc., giving a maximum frequency for the design), and the implementation details for the controller are given. This section comprises of a database of components and their electrical and logical characteristics. As seen in Fig. 1 , after the SPOT produces the TIL description of the datapath, a set of components are chosen. From the characteristics of these components and the TIL description of the controller, a TDL description of a controller is produced. If the design does not meet the design criteria (speed, power etc.), then the system starts to produce a new set of components incrementally improving on the initially selected components. This loop is carried on until the design meets the designer criteria. This algorithm provides an efficient solution for the selection of components. This paper deals with this section in detail.
A. Assumptions
All circuits designed by SPOT are synchronous systems. None of the circuits have multiple clocks on the circuit. The entire system is positive-edge triggered only. All elements that are negative-edge triggered have a clock splitter on the clock signal input. All clock inputs in the modules in the circuit is assumed to have been connected to the clock.
B. Overview
The rest of the paper is organized in the following way. Section I1 deals with previous work in component selection. Section I11 describes the input language to the system and the technology-independent output. Section IV gives the controller model and timing constraints for the model. Section V describes the selection of components, Section VI gives some results, and Section VI1 concludes the paper.
PREVIOUS WORK
The module selection process and timing analysis of the system design has been attempted by just a handful of researchers. One recent paper on module selection applies to pipelined designs [lo] . There are three limitations to this OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 13, NO. 1 I, NOVEMBER 1994 system. First, the technique is only applicable to pipelined designs. Second, there are only a limited range of components selected in each design (i.e., if adders are required, then the system forces all the adders to be identical). Third, only data operators are selected by this technique-data storage and data transfer modules are not assigned in the current system.
Another system built for the module selection process is given by Hafer in [7]-[9] . This system gives an optimal solution using Mixed Integer Linear Programming (MILP) techniques. Three major disadvantages have been identified. One, only small-sized problems can be tackled. Second, the module selection process is not independently looked at, making the user solve the entire problem of datapath synthesis. Third, the system cannot handle operators combined with storage elements as a single physical module (e.g., counters, shift registers etc).
One system that has recently been built [16] selects the physical equivalents of functional components only and uses MILP, forcing the entire process of selecting components to be slow.
Leive [12]-[14] has produced a solution for the general module selection problem in nonpipelined circuits. The solution is based on selecting a candidate module for each logical module by evaluating many different criteria. These criteria include statistical evaluation of the candidate module's timing and power values. The selection of modules is done by comparing statistical values for individual logical modules. Since the selection is done on a individual module by module basis and not on a global basis, the solution given by the system is not optimal.
UQRTL
A register transfer level design description is given in the register transfer language named UQRTL. Fig. 2 is an example of a 4-bit multiplier designed using UQRTL.' UQRTL bears some similarities to PASCAL and has declarative and functional parts. The declaration part of a module description consists of the inputloutput terminals of the module, the names of the various modules visible at this level of detail, and the names of the states used in the current description. The functional part of a module description consists of both state independent (e.g., Line 5 in Fig. 2 ) and state-dependent statements (e.g., Line 10 in Fig. 2) .
A. The Technology-Independent Level Description
The output from the technology-independent level description of SPOT is in two sections: one is the description of the datapath; the other is the description of the controller. The datapath connection specification for the description given in Fig. 2 is given in Fig. 3 . For example, the first line of Fig. 3 states that the pins 0 to 3 of the terminal "product" in module "multiplier" are connected to output pins 0 to 3 of shift register "b." The sixth line "counter d load, controller multiplier out 1" ' Note that the line numbers appearing on the left-hand side are present for discussion and are not part of the language. states that the counter has its load pin connected to controller output number 1. Fig. 4 shows the controller specification of the design described in Fig. 2 . The controller specification is in AL-TERA's Assembly Language (ASM) [l] , [ 2 ] . This input format is in different sections. The first section gives the header information, which contains bookkeeping information like the name of designer, date, etc. The next section, entitled PART, contains the information about the part number of the controller to be used. Names of the inputs are defined next, followed by the names of the outputs. The final section is the PROGRAM section that shows the output in square brackets and the inputs are named as defined in the input section. The outputs are arranged in the order they were specified. The program section is arranged in the order of the states to be executed. On each state there are conditional statements that tell the system which state to go to next using the word JUMP.
IV. CONTROLLER
The controller is designed to be a Mealy machine [5] in our system. The system contains a state sequence register ( ((module multiplier product ( 0 3 ) ) (shifter b out ( 0 3 ) ) ) ((module multiplier product (4 7 ) ) ( shifter c out ( 0 3))) ((counter d in ( 0 3))(constant 4)) ((register a in ( 0 3 ) ) ( module multiplier multiplicand ( 0 3))) ((shifter b in ( 0 3)) (module multiplier multiplier ( 0 3))) ((counter d load)(controller multiplier out 1)) ((register a load)(controller multiplier out 1)) ((shifter b load)(controller multiplier out 1)) ((shifter c clear)(controller multiplier out 1)) ((register ovr clear) (controller multiplier out 1)) ((module multiplier start ( 0 O))(controller multiplier in 1)) ((shifter b out (3 3) (controller multiplier in 2)) ((shifter c out(0 3)) (adder ADDERl in-1 ( 0 3))) ((register a out(0 3)) (adder ADDER1 in-2 ( 0 3))) ((shifter c load ) (controller multiplier out 3)) ((adder ADDER1 out ( 0 3)) (shifter c in ( 0 3))) ((adder ADDERl overflow ) (register ovr in (0 0 ) ) ) ((shifter b shift-right-in) (shifter c out (3 3))) ((shifter b shiftright) (controller multiplier out 5)) ((shifter c shiftright) (controller multiplier out 5)) (((shifter c shift-right-in) (register ovr out ( 0 0 ) ) ) (((counter d decr) (controller multiplier out 5))) ((counter d out ( 0 3) (comparator COMPl in-1 ( 0 3))) ((constant 0 ) (comparator COMPl in-2 ( 0 3 ) ) ) ((comparator COMPl eq-out) (controller multiplier in 3)) ((module multiplier done) (controller multiplier out 6))) and a combinational network connected as shown. External inputs to the design (e.g., start in Fig. 2 
A. The Effect of Controller Timing on Datapath Component Selection
It is important to note that activation of synchronous control signal does not occur in the state specified in the RTL description, but upon the clock edge following the state. For example, consider the following statements:
The timing diagram for the control signal to load register a (i.e., aloud) is given in Fig. 5 . The reason for the delayed action is that upon entering Step 1, it is then determined that a.load is required, but the synchronizing clock edge has already passed and so the action takes place on the following clock edge. (Note that the hold time for aloud must be satisfied, i.e., I"T(U) 5 CPDL + CPGD).
The timing constraints applying to the controller have a profound effect on the selection of components for the datapath. Figs. 6-8 show the timing relations between various datapath components and the controller. These figures are by no means a comprehensive list, but a list of examples to show how for certain situations timing parameters of components affect the clockwidth. These are as follows: load a register In Fig. 6 , the constraints on the load control signal and on the input data of the register are shown.
In Fig. 7 , a two-step process is shown in which register n is first loaded and then its contents are stored in register b on the next clock edge.
In Fig. 8 , a two-step process is shown in which during the first state, register a is loaded and compared with the value 1, and then if in the next state register a is equal to 1, register c is loaded. For each of the timing diagrams given in Figs. 6-8, a number of values were given for the maximum clock period.
In the final system, the largest value of T is selected as the maximum clock period.
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A. Introduction
The first step of the technology-independent to technologydependent conversion is to select components. These components are stored in a database containing a file for each component, with characteristics for each component stored in that file.
The selection of physical components is a two-step procedure. First, components that meet the functional requirements are selected (i.e., sufficient data bits, suitable control signals, and suitable logical functions). Second, if more than one physical component results from the first step, then userdetermined criteria are applied to refine the choice. The current criteria currently are speed, cost, and power.
B. Database
The database contains a large quantity of information about each component. The database is independent of any other subsection of SPOT, thus enabling the integration of the database to other software packages.
The details for a typical component in the database are shown in Fig. 9 . A separate database is used for each type of technology, thus enabling the loading of components of a single technology with ease. principal criterion, SDI scans the database for components that criteria, but not the magnitude of any criterion. Thus, if a fit the specifications and have the lowest power consumption. number of physical components result from the first step, the Normally, however the designer would give the specification first (most important) user criterion is applied to reduce the such as number of suitable candidates. If there still remains more Criteria = {Power, Cost, Speed}, than one suitable candidate, the next criterion is applied. If, after the last criterion is applied, there remains more _ _ which means that the principal criterion is power consumption, to be followed by cost of components and speed of operation, in that order. The user is asked to specify the order of the than one suitable candidate, then any one of these remaining candidates can be chosen at random, since they are all equally suitable. An Example: The components needed for the data path in one register (4 bits) one register (1 bit) two shift registers (4 bits) one adder (4 bits) one counter (4 bits) Tables 11-VI1 are given for examples. These tables give basic physical information about each module. All the given components in the tables are of 4 bits width. The cost of the chips are not given. The shift registers and counters are in addition to their principal function, each capable of being loaded in parallel and providing their contents on parallel outputs.
C. Selection of Datapath Components on
Supposing the designer-given criteria were {Power, Speed}, then the lowest power-consuming chips are searched for the multiplier example were determined to be: one comparator (4 bits)* 2The comparator with equal a constant is automatically synthesized with AND and NOR gates. Table VIII .
Since parallel-idparallel-out registers are not specified in this database, other functionally compatible components (in this case shift registers and counters) are examined for the first component ( r e g i s t e r 4 bits). The choice for this register is the shift register 74LS 194. For the next component (register-1 bit), a 74LS194 is chosen but the three most significant bits are unused. For the "AND" gates, 74LS 11 and 74LS 15 are of equally low power consumption, but the 74LS 1 1 (by invoking the second criterion) is chosen because it has the smallest propagation delay of the two.
D. Selection of Components Where Speed is the Principal Criterion
In the case where speed is the principal criterion, the procedure for calculating the time delay for each line of UQRTL code is examined before the selection of components. Each line of UQRTL description is associated with timing information. Table IX, called the delay table, gives an illustration of how the time delays are calculated for each line of description in a portion of the multiplier example (in Fig. 2) . Using the delay table and algorithm 2, both the datapath and controller components can be selected. The maximum time delay (=l/max clock frequency) is given by the largest delay of all entities appearing in the "time delay" column of 
row that contains the maximum time delay is defined as the critical row. The critical set of components is defined as those components appearing in the "physical components" column of the critical row. The critical set contains those physical components that limit the overall speed of the circuit.
Algorithm 2 presents one method of selecting an efficient set of components for both the datapath and the controller. The algorithm proceeds by examining each line of UQRTL code and, from the type of statement examined, can determine the time delay entries of the delay given in the first row represents a rule that applies to any register being loaded from any terminal or any constant. R1 t R2, in rows five to eight, represents the loading of register R1 from register R2. The second column gives the condition under which the operation takes place. The letter T is used in this column to represent the fact that the operation takes place on a condition that is derived from an external input (ie, a terminal). The possible entries in the column are T for terminal, R for registers, C for constants or a combination of any two symbols. The "Operation on previous state" column gives the operations in the previous state that accesses any of the symbols used so far in column one and two of that row.
The column "Symbols on bus" tabulates symbols (R, T , etc.) that are used on any bus (to calculate any extra time needed for the bus access, etc.) used in column one, two, and three of that row. The "Time Delay" column gives the times (in the form of symbolic expressions) to be substituted in the "Time Delay" column of the delay Table X ) for the operation b) create a new row in the delay table containing the row number, and list the operation and the time delay associated with the operation, substituting for appropriate symbols (see Table IX ). Fig. 11 shows the complete delay table for the multiplier example. In the next section an algorithm for assigning technology specific components is examined.
The Procedure for Selection of Components: One of the problems faced when selecting components with speed as the principal criterion is that speed depends on a large number of parameters (setup time, hold time, etc). For example, time delays on both rows i and ii (Table IX) The above example shows that changing a single physical module for a faster module might adversely affect the circuit timing in some other area, thereby slowing the overall system rather than speeding it up. However, this problem hardly ever occurs when a circuit is designed with a single technology. This is because most time-related parameters of physical components decrease or increase together rather than in an independent manner. For example, in Table VI1 it can be seen that all time-related parameters of the 93S10 are always less than the the timing parameters of 93XX10 or 93LlO. To achieve the maximum clock rate for this circuit, the easiest method is to choose the fastest possible physical components. The maximum time delay would be given by the critical row. The critical row will only feature a handful of components used in the circuit (i.e., the critical set), thus making the other components chosen nonoptimal with respect to the second and third criteria given in the criteria list. If the maximum delays of rows other than the critical row does not exceed the maximum time delay, then those components not in the critical set can be optimized with respect to the second and third parameters in the criterion list. For example, if row ii of Table IX However, the physical components for A, B, C, and OVR can be selected from among other functionally equivalent components using the second and third criteria (power and cost) without exceeding the maximum time delay set by row Algorithm 2-(Near) Optimal Selection of Physical Compostep 0: Critical set = {}; Fixed set = {}; step I : Create the delay table with the symbolic expressions for the timing parameters. Create a list of physical components to be selected. step 2: Choose the fastest possible physical components for components listed in the physical components column of the delay table. step 3: Calculate the delay for each row of the delay table and place the numeric value in the "time delay-numeric" column. step 4: Identify the critical row(s) and select the physical components from the "physical components" column. step 5: Place the physical component(s) selected in the fixed set. Delete the physical components selected from all rows of the "physical components" column. Delete all rows of the delay table that have null entries in the "physical components" column. step 6: If all rows have been deleted from the delay table, then EXIT, otherwise go to step 7. step 7: Examine all rows for which there remain only one physical component to be selected. If no such row remains go to step 10. step 8: Examine a physical component from the rows identified in step 7, using the second (and third) user-defined criterion.
step 9: Check if this selection has exceeded the maximum time delay. If yes then go to step 8; otherwise select the physical component and go to step 5. step 10: Find the combination of physical components that satisfy the second (and third) user-defined criteria list.
step IZ: Check if the maximum time delay has been exceeded. If yes go to step 10; otherwise select the components and go to step 5.
An Example:
The components for the multiplier example given in Fig. 2 are chosen in this part of the example. The characteristics of the physical components needed for this example are given in Table XII. The user-defined criterion list for the selection is given as {Speed, Power}. TTL is chosen as the implementation technology.
The first selection of components found are given in Table XIII.  Table XIV shows the delay table for these components with the calculated numeric values of "Time Delay." Rows xiv and xviii both exhibit the maximum time delay of 45 ns. Hence, the components that belong to the fixed set are "A, adderl, C , OVR." All references to components in the fixed set are deleted from all rows of the Physical components 11. 3The item numbers are left as they are in Table XIV for ease of correlation. -TABLE XIV   DELAY TABLE FOR THE MULTIPLIER EXAMPLE AFTER THE INITIAL SELECTION In row xi of Table XVI , the "andl" gate can be realized with a 74LS 11, giving a time delay of 40 ns. This is less than the maximum time delay of 45 ns, so "andl" is added to the fixed set and the row manupilations are performed as outlined above. The next change is in xii and the "norl" gate is selected as a 74LS02, and is added to the fixed set. After the usual row manupilations, the delay table is given in Table XVII.4 Next, the sum of the propagation delay of the controller gates and the propagation delay of the controller register is selected such that it does not exceed the maximum delay time of 45 ns. The best combination in this circuit uses the same NAND gates as originally selected and a 74LS194 as the controller register.
nents:
The comparison of the initial and final selection is given in Table XVIII . In this case, many of the components selected are the same as those identified originally in Table XIII . If a greater number of components were used in the database, undoubtedly there would have been a greater variation. The power consumption (given in ma @ 5 V) for the initial and final selections is given in Table XIX . As can be seen from the table, the final selection of components enables the circuit to 4Note rows iii and xxiii could be deleted since the varying parameters (CPDL + CPDC) are equal in all three rows and the largest constant value is featured in row i. However, to keep the algorithm simple, these deletions have not been shown in this example. work at the same speed as the initial selection of components, yet consumes 20% less power. In this example, the selection of components is optimal, since any change in components from the selected ones would either increase the power consumption or increase the maximum time delay of 45 ns. Fig. 10 shows the power versus clockwidth points for large number of combinations of physical component^.^ Fig. 11 For example, if b is a shift register, then every possible physical component that is a shift register is substituted for the abstract component b. For clarity of the graph, some physical components were never selected for this graph. These physical components that were not selected for this graph are physical components that would not have been selected by the algorithms. shows the initial selection of the algorithm 2, demonstrating how quickly the algorithm has converged to the final selection.
E. Complexity and Optimality of Algorithm
The problems run using algorithm 2 have resulted in optimal solutions (proven by extensive simulation). However, it would be trivial to construct an example that, when executed using algorithm 2, would result in a nonoptimal solution. Finding the However, with a larger number of components in the database, the selection of components will only approach an optimal solution. This is because single components are selected immediately after the selection of the critical set, which does not allow combinations of components featuring these single components to be optimized using the second and third user-defined criteria. This problem of choosing combinations first rather than single components first could be tackled using the Mixed Integer Linear Programming (MILP) methodology [8] , along with the constraints developed in this section, to give an optimal solution.
Such an optimal solution would need a large amount of computing time in the region of an hour [SI, while possibly only giving a marginally better solution. In the case of SPOT, the solution chosen reaches the final selection quickly (less than a minute) while giving a near-optimal solution.
F. The Selection of Components With User-DeJned Constraints
After the layout of registers and operational units and the specification of their interconnections, the problem of the selection of components can be tackled. Often the designer will not want the fastest circuit or the cheapest circuit, but a circuit that is the fastest and cheapest or that will satisfy some user-defined constraints on the three criteria (speed, power, and cost). Fig. 12 gives an abstract representation of a power versus time delay graph. Points that lie within the box bounded by the dotted lines represent acceptable designs. Points outside the user-defined constraints represents unsuitable points and therefore are rejected [3] .
Which of the design solutions should the system finally accept: L, N or P? The answer is up to the designer. To enable the system to approach the solution needed, the designer not only gives the constraints, but also the order of the criteria for optimal solution in this problem is an NP-complete problem in which the components are to be selected. This enables the system to select components, with the solution approaching either point P or L in Fig. 12 . However, if the designer wants to achieve solution N , then the constraints proposed will have to change.
Presently, the system can only handle two user defined constraints at a time. For instance, the system can have a power constraints and a speed constrain. Alternatively, the system can have a power constraint and a cost constraint. Speed constraints are handled differently to the other constraints, since speed is not dependent on a single parameter as are cost and power.
Algorithm 3 is used when the constraints for power and cost are given. The selection of components is optimized with respect to the parameter that is specified first. Algorithm 4 is used when two constraints are given and speed is the primary criterion. The final algorithm (algorithm 5) is given for two constraints with speed as the second criterion.
Algorithm 3 
For each module in the array of modules there are a few functionally equivalent components. These components are kept in another array called C, which is given as F ( i , r ) , and S ( i , r ) 
F ( I ( j ) , j ) + F ( I ( j ) + n , j )
is below the first constraint. If a suitable component could not be found add G ( l ( j ) , j ) into the fixed set. Set I ( j ) = 0.
b) Calculate
Another temporary array called T is also created where
Find the largest element of the array P , say P ( i ) . Starting from the row that has the greatest number of parameters in the "physical components" column, change components from each row using the second criterion such that the time delay is higher than the largest delay identified in step 3 yet has the smallest possible difference from the largest delay. If the component has already been changed in another row. then check whether the difference in time here is less than in the other rows this module has been changed. If so, bind the module to the new component, else remain with the other component. Fig. 13 shows the selection of components using the Algorithm 4. As can be seen from the graph the initial selection of components is given. As the supply current constraint is number of lines in the delay table.
I ( i ) = T ( i ) + I ( i ) .
Constraints, Speed the Secondary Constraint
tightened, other sets further and further away from the initial selection of component are selected. This graph also illustrates the selection of components for the algorithm 5. For this algorithm the initial selection is at (107, 200.1), and as the clockwidth constraint tightens sets further and further away from this point is selected.
G. Extension of the Selection Process to VLSI Standard Cells
The same process for the selection of components is used when selecting components from the VLSI standard cell library. One of the major differences between VLSI standard cells and the TTL components is that the standard cells have a propagation delay that is a function of the capacitance of its output. This capacitance is an addition of all capacitance connected to the output of a module. Another difference is that area is used instead of cost and power. Hence, the two criteria on which cells are selected are the speed and area.
One of the assumptions in this project is that the input capacitance of similar type of modules is all equal. For instance, if there are two different adders, then the largest input capacitance of both adders is assumed to be equal. This assumption is quite valid if the design is taking place in a single standard cell environment. The largest capacitance is used (usually every input pin has a different capacitance) since the circuits designed are synchronous and the worst-case propagation delay is the only delay that matters.
The database is extended to include the input capacitances, and the propagation delay is given as a function of capacitance. These buffers generally contain smaller functions of capacitance on their output than most other logical functions in the standard cell library. These output buffers can be placed on the outputs of various components to reduce the propagation delay if the components drive large impedances. The trade-off in using output buffers is that the area in use increases dramatically. The database consists of combinations of modules with different output buffers for each buffer. If there is one nand gate and one single output buffer, then the database will feature two nand gates, one just the nand gate and the other the nand gate with the output buffer on its output. While this may seem like a waste of disk space, three considerations allow this methodology to be used without too much inefficiency. One, the standard cell libraries contain only an extremely limited set (generally one or two) of components per module, allowing the number of components available per module in the database not to reach a large number. Two, the algorithms used in the TTL section can be used without modification. Finally, all components with high drive capability do not combine with output buffers, further reducing the number of components in the database.
Another major consideration for the VLSI circuits is the interconnection delays that have to be considered in the calculation of the clock width. If preliminary placement is available, then the value of a particular delay can be calculated by calculating the area of the wire and the impedance of the circuit (known) being driven by the wire. If the floorplan is not available, then an estimate of the average wire length can be obtained using techniques given in [ 111. The delay values due to interconnection (which will be a constant) are then placed in the delay table in lines that will be affected. Algorithms are run as before to find an efficient selection.
Tables XX-XXIV contain specifications for the CMOS standard cells in the NCR range [15] . These tables contain partial information, about components. All specifications are for a single bit component, except the adder that is a four-bit component.
The initial and final selections of components are given in Table XXV . The initial and final specification of the circuit is given in Table XXVI. VI. FURTHER RESULTS Further problems were taken from published literature and executed using the selection algorithm 4. All of the problems gave solutions that were optimal (proven using the MILP method). The problems are given below with the run times for each on a Sun Sparc 2 computer.
Note that all of the functions of the PDP-8 were not implemented and the instruction register was directly fed to the controller, thus eliminating the need for comparators. Note also that the on conditions in the pipeline examples were assumed to be one-bit terminal comparison, thus once again eliminating the need for comparators. The pipeline example is taken from [21] . The pipeline examples were handwritten such that they were already scheduled and temporary registers allocated in an UQRTL description. The pipeline example with latency of 1 did not have register allocation done to it.
VII. CONCLUSION
This paper dealt with the selection of components in the SPOT system, which is used to automate digital design systems. The SPOT system uses heuristics and algorithms to synthesize the digital circuits. Digital designers were involved in this project, and many of their suggestions have been included in this project.
Timing diagrams are given in this paper to illustrate the timing philosophy used in the SPOT system. Algorithms are given such that a solution can be applied quickly to
